

INFORMATION PROCESSING APPARATUS AND METHOD

CROSS REFERENCE TO RELATED APPLICATIONS

The present document claims priority to Japanese Priority Document JP 2002-372521, filed in the Japanese Patent Office on December 24, 2002, the entire contents of which are incorporated herein by reference to the extent permitted by law.

BACKGROUND OF THE INVENTION

10 1. Field of the Invention

The present invention relates to an information processing apparatus and method, and particularly to an information processing apparatus and method that compress, for example, a plurality of programs and encrypt the compressed program data together with auxiliary data for each program.

15 2. Description of Related Art

Recently, LSIs (Large Scale Integrated circuits) in which a plurality of CPUs (Central Processing Units) is mounted are becoming more popular. Also, there is a growing number of LSIs which adopt a 20 software solution oriented architecture and which are capable of handling different applications by switching software.

For products adopting such LSIs incorporating a plurality of CPUs and capable of handling different applications, a plurality of programs each including an instruction set of the same architecture are needed. 25 Consequently, a larger capacity storage is required as nonvolatile memory means, such as a flash memory, to store these programs, thus raising the manufacturing cost of the products.

In an attempt to overcome this problem, the size of a program is reduced, for example, by storing the program in ROM as compressed and 30 also storing a map file for decompressing the compressed program in another ROM (see Japanese Patent Application Publication

Hei-10-133880A).

In another attempt, the size of a program is reduced, for example, by leaving part of the program uncompressed and storing the rest as compressed in a ROM (see Japanese Patent Application Publication 5 Hei-11-312089A).

In another attempt, the size of a program is reduced, for example, by compressing the program and storing information about the restoration method in the header of the compressed program (see Japanese Patent Application Publication Hei-5-313904A).

10 In another attempt, the memory occupied is reduced, for example, by storing a compressed program and a program for expanding the program integrally in ROM (see Japanese Patent Application Publication Hei-7-248921A).

15 Thus, the memory occupied can be reduced by compressing programs. However, in software solution oriented architectures, critical technology is often implemented by software, which is more susceptible to being copied by others than is hardware technology, and thus simply compressing programs would make reverse engineering by competitors easy.

20 In order to protect such critical technology, some program storing methods, which make reverse engineering difficult, have hence been proposed.

25 For example, there is a method in which a program is encrypted using a key. When a plurality of programs are involved, it is preferable that they be encrypted individually using a key (e.g., a pseudo random number seed or the like) specific to each program so as to make it hard to decipher. However, for individual encryption, a large number of keys, the number of which is finite, are consumed, and an additional step of changing keys for each program is also an issue.

30 Another technique may be considered in which program data is compressed individually using a compression technique that gradually

builds up a dictionary, such as LZ (Lempel Ziv) compression, adaptive arithmetic coding, or dynamic Huffman coding. However, these techniques require that the dictionary be re-built for each program, making the compression rate lower than compressing programs
5 collectively.

Furthermore, for example, in programs each using the same instruction set, their statistical properties are similar, and particularly in programs sharing the same resources on the same system, their statistical properties are similar in terms of data such as address information and
10 various device settings information. For such programs, it would be desirable to use this commonality in compressing them collectively to use the dictionary effectively. However, there exists no technique, to date, for compressing a plurality of programs collectively and further encrypting these compressed programs.

15

SUMMARY OF THE INVENTION

The present invention has been made in view of such circumstances and aims to compress a plurality of programs collectively and encrypt these compressed programs so that the memory occupied by
20 the programs can be reduced and reverse engineering can also be prevented.

A first information processing apparatus of the present invention includes: compression means for combining and compressing a plurality of data; first generation means for generating first auxiliary data about the plurality of data; and encryption means for encrypting the data compressed by the compression means together with the first auxiliary data generated by the first generation means.

The plurality of data may be a plurality of programs.

The first auxiliary data may be data about the number of the plurality of data and the size thereof.

There may further be provided second generation means for

generating second auxiliary data about the compressed data; and storage means for storing the encrypted data and the second auxiliary data generated by the second generation means.

5 The second auxiliary data may be data about the size of the compressed data.

A first information processing method of the present invention includes: a compression step of combining and compressing a plurality of data; a generation step of generating auxiliary data about the plurality of data; and an encryption step of encrypting the data compressed in the 10 compression step together with the auxiliary data generated in the generation step.

In the first information processing apparatus and method of the present invention, the plurality of data are combined and then compressed. The auxiliary data about the plurality of data is generated. The 15 compressed data is encrypted together with the auxiliary data.

The memory occupied by data can thus be reduced. Particularly, the memory occupied by a plurality of programs collectively compressed and encrypted can be reduced, and reverse engineering can also be prevented.

20 A second information processing apparatus includes: decryption means for decrypting encrypted data to restore compressed data, in which a plurality of data are combined and compressed, and auxiliary data about the plurality of data; and decompression means for decompressing the compressed data.

25 The plurality of data may be a plurality of programs.

The auxiliary data may be data about the number of the plurality of data and the size thereof.

30 There may further be provided creation means for creating a management table about locations of the plurality of data based on the auxiliary data; and memory means for storing the plurality of data and the management table created by the creation means.

5 A second information processing method includes: a decryption step of decrypting encrypted data to restore compressed data, in which a plurality of data are combined and compressed, and auxiliary data about the plurality of data; and a decompression step of decompressing the compressed data of the combined and compressed plurality of data.

10 In the second information processing apparatus and method, the encrypted data is decrypted to restore the compressed data, in which the plurality of data are combined and compressed, and the auxiliary data about the plurality of data. The compressed data of the combined and compressed plurality of data is then decompressed.

 Data processing can thus be made faster and simpler. Particularly, decryption/decompression processing for a plurality of programs that are compressed and encrypted together can be made faster and simpler.

15 A third information processing apparatus of the present invention includes: compression means for combining and compressing a plurality of data; first generation means for generating first auxiliary data about the plurality of data; encryption means for encrypting the data compressed by the compression means together with the first auxiliary data generated by
20 the first generation means; second generation means for generating second auxiliary data about the compressed data; storage means for storing the encrypted data and the second auxiliary data; decryption means for decrypting the encrypted data stored in the storage means to restore the compressed data and the first auxiliary data; decompression
25 means for decompressing the compressed data; selection means for selecting predetermined data from the plurality of data decompressed by the decompression means; and execution means for executing the predetermined data selected by the selection means.

30 There may further be provided creation means for creating a management table about the locations of the plurality of data based on the second auxiliary data; and memory means for storing the plurality of data

decompressed by the decompression means and the management table created by the creation means.

The execution means may be designed so as to execute processing of the predetermined data based on the management table stored in the 5 memory means.

There may further be provided communication means for instructing the start of a decryption process by the decryption means and of a decompression process by the decompression means, and for notifying the termination of the decryption and decompression processes.

10 The plurality of data may be a plurality of programs.

The first auxiliary data may be data about the number of the plurality of data and the size thereof, and the second auxiliary data may be data about the size of the compressed data.

A third information processing method of the present invention 15 includes: a compression step of combining and compressing a plurality of data; a first generation step of generating first auxiliary data about the plurality of data; an encryption step of encrypting the data compressed in the compression step together with the first auxiliary data generated in the first generation step; a second generation step of generating second 20 auxiliary data about the compressed data; a storage step of storing the encrypted data and the second auxiliary data; a decryption step of decrypting the encrypted data stored in the storage step to restore the compressed data and the first auxiliary data; a decompression step of decompressing the compressed data; a selection step of selecting 25 predetermined data from the plurality of data decompressed in the decompression step; and an execution step of executing processing of the predetermined data selected in the selection step.

In the third information processing apparatus and method of the present invention, the plurality of data are combined and then compressed.

30 The first auxiliary data about the plurality of data is generated and encrypted together with the compressed data. The second auxiliary data

about the compressed data is generated and stored together with the encrypted data. Furthermore, the encrypted data is decrypted to restore the compressed data and the first auxiliary data. The compressed data is decompressed. Predetermined data is selected from the decompressed 5 plurality of data and is then executed.

Therefore, the memory occupied by data can be reduced and data processing can be made faster and simpler. Particularly, the memory occupied by a plurality of programs collectively compressed and encrypted can be reduced, and their decryption/decompression processing can also be 10 made faster and simpler.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows an example configuration of a microcomputer to which the present invention is applied;

15 FIG. 2 shows an example structure of data stored in a ROM;

FIG. 3 schematically shows a process in which encrypted data is decompressed and executed;

FIG. 4 is a flowchart illustrating a process of storing a plurality of programs;

20 FIG. 5 is a flowchart illustrating a process of decompressing a plurality of programs;

FIG. 6 is a flowchart illustrating a process of executing a program;

FIG. 7 schematically shows another process in which encrypted data is decompressed and executed; and

25 FIG. 8 schematically shows another process in which encrypted data is decompressed and executed.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

30 Embodiments of the present invention will now be described with reference to the drawings.

FIG. 1 shows an example configuration of a microcomputer to

which the present invention is applied. A CPU 1 performs various processes according to programs loaded from a nonvolatile memory 2 to RAM 3.

The nonvolatile memory 2 is comprised of, for example, EEPROM 5 (Electrically Erasable and Programmable Read Only Memory), a flash memory and the like, and stores compressed and encrypted programs and the like necessary in order for the CPU 1 to perform the various processes.

The RAM 3 is comprised of readable and writable memory, such as DRAM (Dynamic Random Access Memory), SRAM (Static RAM) and the 10 like, and stores programs read from the nonvolatile memory 2 and also a program management table 51 (FIG. 3) that manages the head addresses of the programs, and the like.

The CPU 1, the nonvolatile memory 2, and the RAM 3 are interconnected via a bus 4.

15 FIG. 2 shows an example structure of data stored in the nonvolatile memory 2. As shown in the figure, programs A to D combined in a pre-defined order are taken to be data 21, which is stored in the nonvolatile memory 2.

20 The CPU 1 generates information data 22 indicating the number of programs contained in the data 21 (four in the example of FIG. 2), and also generates information data 23 indicating the size of each program contained in the data 21 (S1 to S4 in the example of FIG. 2).

25 By way of this information data 23, even if the data 21 in which the plurality of programs A to D are combined is loaded from the nonvolatile memory 2 to the RAM 3, the CPU 1 is able to calculate the relative addresses thereof within the data 21, and is thus able to easily find out the beginning address of each program.

30 The CPU 1 compresses the data 21, in which the programs A to D are combined, using a conventional compression algorithm such as LZ77 to generate program data 24, while at the same time generating information data 25 indicating the size of the compressed program data 24

(S5 in the example of FIG. 2).

In addition, the CPU 1 links the compressed program data 24, the information data (number data) 22, and the information data (size data) 23 into one block of data and encrypts the linked data using a conventional cryptographic technique, such as a one-time pad using pseudo random numbers and a one-way function, to generate data 26. Here, the program data 24 and the data 26 are encrypted such that they are substantially equal in size. The encrypted data 26 and the information data 25 indicating the size of the compressed program data 24 are stored in the nonvolatile memory 2.

FIG. 3 schematically shows a process in which the CPU 1 decompresses the encrypted data 26 stored in the nonvolatile memory 2, stores the decompressed data in the RAM 3 as programs, and executes these programs.

Note that in order to illustrate the correspondence between a single CPU 1 and a plurality of programs, the CPU 1 will be, for purposes of convenience, shown in the drawings as CPUs 1-1 to 1-3, and the CPU 1-1 will execute the program A; the CPU 1-2 will execute the program B; and the CPU 1-3 will execute the program C or D.

As mentioned above with reference to FIG. 2, the nonvolatile memory 2 stores the encrypted data 26 and the information data 25 indicating the size of the compressed program data 24.

For example, the CPU 1-1 reads the data 26 and the information data 25 from the nonvolatile memory 2, decrypts the encrypted data 26 to restore the program data 24, the information data 22, and the information data 23. The CPU 1-1 then decompresses the compressed program data 24 to restore the data 21 and saves it in the RAM 3. At this point, the CPU 1-1 judges that processing has been completed when all the data worth the size indicated by the information data 25 has been decrypted and decompressed.

In the decryption and decompression processes, when one-time

pad cryptography and a method in which sequential processing is possible, such as LZ77, are used in combination, the CPU 1-1 can directly convert the data 26 into the data 21 by performing decryption and decompression simultaneously without requiring any work memory for saving the 5 compressed program data 24.

Since the CPU 1-1 can also find out the number of programs contained in the data 21 and their respective size based on the restored information data 22 and 23, it calculates the head address of each program from such information, creates a program management table 51 10 about the correspondence between each program and its head address and size, and stores the program management table 51 in the RAM 3.

In the program management table 51 shown in FIG. 3, the program A is associated with an address 01 and a size 01, the program B with an address 02 and a size 02, the program C with an address 03 and a 15 size 03, and the program D with an address 04 and a size 04.

In this way, the programs A to D contained in the data 21 are managed by the program management table 51 in the RAM 3.

For example, a predetermined CPU 1, or a CPU 1 specified by an 20 external apparatus that is not shown in the figure (the CPU 1-1 in the example of FIG. 3) makes executable a pre-defined program, or a program specified by the external apparatus, based on the restored data 21 and the program management table 51 in the RAM 3, and executes it.

More specifically, the CPU 1-1 reads the head address (the address 01 in the current case) associated with the program to be executed (the 25 program A in the current case) from the program management table 51 managed in the RAM 3, and calculates a beginning address of the program from the head address that is read. The beginning address can be calculated easily as long as a relative address from the head address is pre-defined. And the CPU 1-1 jumps to the calculated beginning address 30 within the RAM 3 to start execution of the program A.

Furthermore, the CPU 1-2 reads the head address (the address 02

in the current case) associated with the program to be executed (the program B in the current case) from the table 51 managed in the RAM 3, calculates a beginning address of the program from the head address that is read, and jumps to the calculated beginning address within the RAM 3

5 to start execution of the program B.

Similarly, the CPU 1-3 reads the head address (the address 03 or 04 in the current case) associated with the program to be executed (the program C or D in the current case) from the table 51 managed in the RAM 3, calculates a beginning address of the program from the head address that is read, and jumps to the calculated beginning address within the RAM 3 to start execution of the program C or D.

10

Referring next to the flowchart of FIG. 4, a process of storing a plurality of programs executed by the CPU 1-1 will be described.

In step S1, the CPU 1-1 combines a plurality of programs in a pre-defined order or in an order instructed by an external apparatus (not shown in the drawings). As a result, the data 21 in which the programs A to D are combined is generated as shown in FIG. 2.

15

In step S2, the CPU 1-1 counts the number of programs contained in the data 21 that was combined in step S1 to generate the information data 22 as data indicating the number of programs (four in the example of FIG. 2). In step S3, the CPU 1-1 calculates the size of each of the programs contained in the combined data 21, to generate the information data 23 as data indicating the size of each (S1 to S4 in the example of FIG. 2).

20

25 In step S4, the CPU 1-1 compresses the data 21 combined in step S1 using a conventional compression technique such as LZ77 to generate the program data 24. In step S5, the CPU 1-1 links the program data 24 compressed in step S4, the information data (number data) 22 generated in step S2, and the information data (size data) 23 generated in step S3 together, and encrypts the linked data using a conventional cryptographic technique, such as a one-time pad that uses pseudo random numbers and

30

one-way functions, to generate the data 26.

In step S6, the CPU 1-1 calculates the size of the data 24 compressed in step S4 to generate the information data 25 as data indicating the size of the data 24 (S5 in the example of FIG. 2). In step 5 S7, the CPU 1-1 stores the data 26 encrypted in step S5 and the information data (size data) 25 generated in step S6 in the nonvolatile memory 2.

By thus compressing the plurality of programs collectively in this way, less overhead operation is involved as compared to compressing them 10 individually, management data can be reduced, and the decompression program and apparatus simplified.

In addition, due to their similar statistic properties, programs using the same instruction set could provide a better compression rate when compressed collectively rather than individually. Furthermore, by 15 encrypting the information about the number of programs (information data 22) and the information about the location and size of each program (information data 23) together with the compressed data (program data 24) in which the plurality of programs are combined, it can be made difficult to infer the program information from the encrypted data (data 20 26), thereby making it harder to decipher.

Referring next to the flowchart of FIG. 5, a process, which is performed by the CPU 1-1, of decompressing the plurality of programs stored in the nonvolatile memory 2 will be described.

In step S21, the CPU 1-1 reads the encrypted data 26 and the 25 information data (size data) 25 from the nonvolatile memory 2. In step S22, the CPU 1-1 decrypts the encrypted data 26, which was read in step S21, using a one-time pad or the like to restore the compressed program data 24, the information data (number data) 22, and the information data (size data) 23.

30 In step S23, the CPU 1-1 decompresses the compressed program data 24 restored in step S22 using LZ77 or the like to restore the data 21

in which the programs A to D are combined. In step S24, the CPU 1-1 calculates the head address of each program contained in the data 21 decompressed in step S23 based on the information data (number data) 22 and the information data (size data) 23 restored in step S22, and creates 5 the program management table 51 about the correspondence between each program and its head address and size.

In step S25, the CPU 1-1 stores in the RAM 3 the data 21, which is restored in step S23 and in which the programs A to D are combined, and the program management table 51 created in step S24.

10 Thus, since the decryption and decompression steps for all the programs can be performed successively, processing can be made faster and simpler. In terms of software, this would further lead to a reduction in the size of the decoder program, and, in terms of hardware, to a smaller number of gates.

15 In addition, since, as a result of the above-mentioned program decompression step, the data 21 in which the plurality of programs A to D are combined and the program management table 51 for managing these programs are saved in the RAM 3, the CPU 1 can jump quickly to the address of a program to be executed and start executing that program.

20 Referring next to the flowchart of FIG. 6, a process, executed by the CPU 1-1, of executing a program saved in the RAM 3 will be described.

In step S41, the CPU 1-1 determines whether or not execution of a predetermined program (e.g., the program A) is instructed, and waits until execution of a predetermined program is instructed. Then, if it is 25 determined in step S41 that execution of a predetermined program is instructed, the process proceeds to step S42, and the CPU 1-1 reads the head address (the address 01 in the current case) associated with that program (the program A in the current case), whose execution is instructed, based on the program management table 51 saved in the RAM 30 3, and calculates a beginning address of the program from the head address that is read.

In step S43, the CPU 1-1 jumps to the beginning address in the RAM 3, which is calculated in step S42, to start executing the predetermined program (the program A in the current case). In step S44, the CPU 1-1 determines whether or not the execution of that program has 5 terminated, and the process proceeds to step S45 if it is determined that the program is still under execution.

In step S45, the CPU 1-1 further determines whether or not forced termination of the program under execution is instructed by an external apparatus (not shown in the drawings). Unless forced termination is 10 instructed, the process returns to step S44 to repeat this process. If it is determined in step S44 that execution of the program has terminated or in step S45 that forced termination of the program under execution is instructed, then the process terminates.

Thus, even if a plurality of programs are combined and saved in 15 the RAM 3, the CPU 1 is able to jump quickly to the beginning address of the program to be executed based on the program management table 51 and execute that program.

Note that although the above-mentioned processes of FIGS. 4 to 6 have been described with reference to the CPU 1-1, they can, of course, be 20 performed by the CPU 1-2 or 1-3 as well.

In the description above, the head address associated with a program to be executed is read from the program management table 51, a beginning address of the program is calculated from the head address that is read, and execution of that program is started by jumping to the 25 calculated beginning address. However, as shown in FIG. 7, for example, the CPU 1 may identify the location where a program to be executed is stored from the corresponding head address of the program in the program management table 51, and transfer that program to a predetermined memory area 61 where that program is executable. Then 30 any of the CPUs 1-1 to 1-3 responsible for execution may jump to a predetermined address within the memory area 61 to start executing that

program. In this case, it is assumed that the memory area 61 and the beginning address are pre-defined.

Thus, by using SRAM, DRAM or the like mounted together with the CPU within the LSI as the predetermined memory area 61, high-speed
5 program execution can be achieved.

In addition, in the description above, the CPU 1-1 performs the decryption of the encrypted data 26, the decompression of the compressed program data 24, and the creating of the program management table 51. However, as shown in FIG. 8, for example, a decrypting/decompressing
10 apparatus 71 may additionally be provided to perform these steps.

In this case, these steps are initiated when an external apparatus (not shown) or the CPUs 1-1 to 1-3 instruct the decrypting/decompressing apparatus 71, via communication means 72, to perform decryption and decompression. Here, the communication means 72 may include a
15 dedicated signal, a register on the bus, or the like.

The decrypting/decompressing apparatus 71 having been thus instructed performs decryption and decompression as mentioned above with reference to FIG. 5. In other words, the decrypting/decompressing apparatus 71 reads the encrypted data 26 and the information data 25 from the nonvolatile memory 2 (step S21), decrypts the encrypted data 26 to restore the compressed program data 24, the number information data 22, and the size information data 23 (step S22), decompresses the compressed program data 24 to restore the data 21 in which the programs A to D are combined together (step S23), creates the program management table 51 based on the information data 22 and 23 (step S24), and saves the data 21 and the program management table 51 in the RAM 3 (step S25).

The decrypting/decompressing apparatus 71 notifies the CPU 1 of the completion of these processes via the communication means 72. Thus, the CPU 1 is able to know what processes have been performed by the
30 decrypting/decompressing apparatus 71 through the communication means 72. Also, by utilizing the communication means 72, the

implementation of events such as canceling the resetting of the CPU 1, issuing an interrupt to the CPU 1 by the decrypting/decompressing apparatus 71, or the CPU 1 polling the status register of the decrypting/decompressing apparatus 71 can be made possible.

5 Thus, the CPUs 1·1 to 1·3 can execute a predetermined program using the data 21 restored in the RAM 3 and the program management table 51 by way of an instruction from an external apparatus (not shown) or in a pre-defined manner. The term "in a pre-defined manner" will herein include a case where a program executed first contains information 10 about which program is to be executed next and how it is to be executed.

15 In the description above, SRAM, DRAM or the like mounted together with the CPU 1 within the LSI is used. While the SRAM within the LSI does permit high-speed access by the CPU 1, it would be difficult to mount a large-capacity SRAM within the LSI. To overcome this 20 inconvenience, a feasible system would be one in which, for example, the data 21 is stored in large-capacity DRAM external to the LSI, which therefore does not allow as high-speed an access as is possible within the LSI, and when the CPU 1 is to execute a specific program, that program is copied from the external DRAM to the SRAM within the LSI before starting its execution.

25 In such a system, the internal SRAM may be allocated as a predetermined memory area, and a plurality of programs may be interchanged depending on the circumstances, thereby allowing more functions to be performed using the SRAM within the LSI at a higher speed.

30 As mentioned above, it is highly probable that the data 21 contains a greater number of programs than there are CPUs, and hence the number of programs cannot be surmised from the number of CPUs within the LSI. Therefore, the data 26 in which the plurality of programs is collectively compressed and further encrypted has its encryption and compression rate concealed, thereby providing more secure protection

against reverse engineering.

The series of processing mentioned above can be performed by hardware and also by software.

It is to be noted that in the present specification the steps
5 describing a program to be recorded in a recording medium include not only processing performed chronologically in the order described above, but also processing performed in parallel or individually.

10 Since the invention disclosed herein may be embodied in other specific forms without departing from the spirit or general characteristics thereof, some of which forms have been indicated, the embodiments described herein are to be considered in all respects illustrative and not restrictive. The scope of the invention is to be indicated by the appended claims, rather than by the foregoing description, and all changes which
15 come within the meaning and range of equivalents of the claims are intended to be embraced therein.